e-Science logo Nesc logo
 
 
About NeSC
e-Science Institute
e-Science Hub
TOE
Contacts
e-Science Events
Resources
Newsroom
Presentations & Lectures
Technical Papers
Global Grid Links
Projects
UK e-Science Centres
UK e-Science Teams
Career Opportunities
Bibliographic Database
 

 

Paper ID: 1473

Meeting the Design Challenges of Nano-CMOS Electronics: An Introduction to an Upcoming EPSRC Pilot Project
R,Sinnott A,Asenov D,Berry D,Cumming S,Furber C,Millar A,Murray S,Pickles S,Roy A,Tyrrell M,Zwolinksi

Appeared in: Proceedings of the UK e-Science All Hands Conference 2006 website: http://www.allhands.org.uk/2006/
Page Numbers:29 - 37
Publisher: National e-Science Centre
Year: 2006
ISBN/ISSN: 0-9553988-0-0
Contributing Organisation(s):
Field of Science: e-Science

URL: http://www.allhands.org.uk/2006/proceedings/papers/603.pdf

Abstract: The years of ‘happy scaling’ are over and the fundamental challenges that the semiconductor industry faces, at both technology and device level, will impinge deeply upon the design of future integrated circuits and systems. This paper provides an introduction to these challenges and gives an overview of the Grid infrastructure that will be developed as part of a recently funded EPSRC pilot project to address them, and we hope, which will revolutionise the electronics design industry.

Keywords: e-Science, AHM 2006


BIB DOC HTM HTML PDF PPT PS RTF TEX TXT ZIP




 

Last Updated: 22 Jun 12 11:02
This is an archived website, preserved and hosted by the School of Physics and Astronomy at the University of Edinburgh. The School of Physics and Astronomy takes no responsibility for the content, accuracy or freshness of this website. Please email webmaster [at] ph [dot] ed [dot] ac [dot] uk for enquiries about this archive.